



### Power Sequence




## KBC(EC) SM BUS






KBC SMBUS	Pin NO.	SMBUS Function Define
MBCLK MBDATA (+3VPCU)	110 111	Battery
MBCLK_THRM MBDATA_THRM (+3VPCU)	115 116	Thermal


























BOARD_ID1	LCD
0	eDP
1	LVDS


BOARD_ID2	BOARD_ID3	For TP
0	1	ALPS
1	0	ELAN
1	1	Synaptics

PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.



OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.

## STRAPS PINS



```


PC_PMR2-->
SPI ROM: 2.3-KB 5V pull-down
LPC ROM: Pull-up to 3.3V_5V.
External pull-up resistor is not required as PCN has
integrated 10-K pull-up to 3.3V_5V.

```

Remove PCI\_CLK2 function

## REQUIRED STRAPS


	PC1_CLK1	PC1_CLK2	PC1_CLK3	PC1_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCE Gen0 DEFAULT	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	CLKGEN DISABLED	CLK ROM	SS PLUS MODE DISABLED	
PULL LOW	FORCE PCE Gen0	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED	CLKGEN DISABLED	SPiROM	SS PLUS MODE ENABLED	




FCH PWRGD CKT

## DEBUG STRAPS



FCH HAS 15K INTERNAL PU FOR PCI\_AD[27:23]



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCI STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCI STRAPS	ENABLE PCI MEM BOOT




20120110:  
Change L14, L17, L23 from BLM18BA470SN1\_6  
to BLM18BB750SN1D




20120110:  
Change C398 from .1u10V\_4 to 1000p/50V\_4

LVDS(LDS)




Ramp 0221:  
Remove L3




20120104:  
R30, R28, Q2, Q3 unstuff, R21 stuff


LCD PW(LDS)



Backlight Control(LDS)




Lid Switch (HSR)



EM-6781-T3: AL006781000  
APX9132H AI-TRG: AL009132001  
AH6249NTR-G1: AL009249000


## HDMI SDVO I2C Control



## HDMI HPD SENSE (HDM)

UMA use +3V for the detect pin  
Dis use +3V\_DELAY for the detect pin


14



## HDMI (HDM)


Ramp 0223:  
Change R88, R94, R103, R109 value from 100 to 120ohm and stuff

### Close to HDMI Connector




### EMI reserve for HDMI(EMC)

Close connector



### HDMI PORT (HDM)






Quanta Computer Inc.


PROJECT : ZQZ


Size	Document Number	HDMI	Rev
			1A

Date: Thursday, February 23, 2012 Sheet 14 of 32



SD\_CLK/XD\_ALE/MS\_BS and SD\_CLK\_R trace length shorter , surround with GND.



 <b>Quanta Computer Inc.</b> <b>PROJECT : ZQZ</b>		
Size	Document Number	Rev
	<b>AU6433 CardReader</b>	1A
Date:	Thursday, February 23, 2012	Sheet 15 of 32

## Arthorus AR8151




## B



**E**




 <b>Quanta Computer Inc.</b> <b>PROJECT : ZQZ</b>		
Size	Document Number	Rev
	<b>LAN (AR8151)</b>	<b>1A</b>
Date:	Thursday, February 23, 2012	Sheet 16 of 32




# MINI-CARD WLAN(MPC)

+3.3V: 1000mA  
+3.3Vaux:330mA  
+1.5V:500mA

Check LED signal. (active high or low)




Ramp 0221:  
Add IOAC circuit




## mSATA


## SATA HDD




## SATA ODD




## Zero Power (ODD)






1. The VDD, IO and VALUX\_3.3 pins should be connected to same power supply domain as HDA bus controller so that the HDA controller and codec bus interface will power-up at the same time. This will avoid bus leakage issues if using HDA controller with bus pull-up strap options. See other FET option on this page if these supplies are not on same domain as HDA controller.
2. To support Wake-on-Jack, the codec VALUX\_3.3 pin must be powered from a Standby supply.
3. C309, C310, C311 are optional.  
Do not install unless needed for EM/SI.


## Power (ADO)




## INT MIC array





## MIC




## Internal Speaker




## HP




**USB3.0/2.0**




1st source: AL007534000  
2ns source: AL082025000



## EXT. USB(USB)





**BLUETOOTH V3.0 CONN(BTM)**




Ramp 0221:  
L27, RP5, RP6, L26, L30, L28

EE RETURN-PATH CAPACITORS(EMC)




LED(UIF)




22


HOLE(OTH)





## K/B(KBC)



## CPU FAN(THM)




## TOUCHPAD BOARD CONN(TPD)







20120104:  
Change SW2 and SW3 footprint  
from  
sw-tc017-ps11bt-6p-smt  
to SW-TC901-AA1G-A160T-6P

20120217:  
Change SW2, SW3 footprint from DHP00AC1G01  
to DHP00532W00


## Power Sequence







SM Bus 1	Battery
SM Bus 2	APU
SM Bus 3	
SM Bus 4	


## PALM REST THERMAL SENSOR (THM)




## POWER-ON SWITCH (KBC)















20120106:  
Add net +1.1V\_S5\_EN to EC and add R452









	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF


 <b>Quanta Computer Inc.</b> <b>PROJECT : ZQZ</b>	
Size	Document Number <b>DDR 1.5V(TPS51216)</b>
Date	Thursday, February 23, 2012 8:08am 30 of 32



### Thermal protection




+1.8V  
1.8V ± 5%  
TDC : 0.6A  
PEAK : 2.15A  
Width : 70mil



		<b>Quanta Computer Inc.</b> <b>PROJECT : ZQZ</b>	
Size	Document Number	Discharge /Thermal protection	Rev 1A
Date	Thursday, February 23, 2012	Sheet 31 of 32	

MODEL		REV	CHANGE LIST		Model ZQE/G M/B BOARD		
				Page	From	To	
ZQZ M/B	A	First Release		1	1A	3A	
				2	1A	3A	
				3	1A	3A	
				4	1A	3A	
				5	1A	3A	
				6	1A	3A	
				7	1A	3A	
				8	1A	3A	
				9	1A	3A	
				10	1A	3A	
				11	1A	3A	
				12	1A	3A	
				13	1A	3A	
				14	1A	3A	
				15	1A	3A	
				16	1A	3A	
				17	1A	3A	
				18	1A	3A	
				19	1A	3A	
				20	1A	3A	
				21	1A	3A	
				22	1A	3A	
				23	1A	3A	
				24	1A	3A	
				25	1A	3A	
				26	1A	3A	
				27	1A	3A	
				28	1A	3A	
				29	1A	3A	
				30	1A	3A	
				31	1A	3A	
				32	1A	3A	
				33	1A	3A	
				34	1A	3A	
				35	1A	3A	
				36	1A	3A	
				37	1A	3A	
				38	1A	3A	
				39	1A	3A	
				40	1A	3A	
				41	1A	3A	
				42	1A	3A	
				43	1A	3A	
				44	1A	3A	
				45	1A	3A	
				46	1A	3A	
				47	1A	3A	
				48	1A	3A	
				49	1A	3A	
				50	1A	3A	
				51	1A	3A	
				52	1A	3A	
				53	1A	3A	
				54	1A	3A	
ZQZ	C	120221:page21-C303 unstuff					
		120221:page21-BT component unstuff					
		120221:page22-Change R185 from422 to 255ohm					
		120221:page24-chage SW1 P/N from DHP00AC1G01 to DHP00533B00					
		120221:page13-Remove L3					
		120221:page21-Remove L27, RP5, RP6, L26, L30, L28					
		120221:page17-Add IOAC circuit, R454, Q28, C518, R455,U23, R456, R457,, R460					
		Add Net WLAN_OFF, WLAN_OFF_R, IOAC_LANPWR#, PLTRST#_R, IOAC_RST#					
		120221:page24-Add R458, Add net PLTRST#_C					
		120221:page18-Add R459					
		120223:page9-Remove RP3,RP4, AddR461, R462, R463, R464					
		120223:page14-Change R88, R94, R103, R109 value from 100 to 120ohm and stuff					
120223:page17-Add Q29, Q30, Add net PCIE_REQ_WLAN#_R, PCIE_WAKE#_WLAN_R							
ZQZ			PCBA NO.	REV:	DOC. NO :		
APPROVED BY : Spruce Wu			CHECK BY :Martin Tsai	DRAWING BY : Allen Hsu	DATE :	SHEET 1	



Size

Document Number

DATE: Thursday, February 23, 2012


PROJECT : ZQZ

CHANGE LIST -

Sheet 32 of 32

Rev

1A



**Quanta Computer Inc.**  
 PROJECT : ZQZ  
 CHANGE LIST -  
 Date: Thursday, February 23, 2012 Sheet 32 of 32

Size

Document Number

Rev 1A